Udemy - Mastering Xilinx DSP IP Cores FIR, CIC, DDS, FFT

[Courses2024 0]

Free Download Udemy - Mastering Xilinx DSP IP Cores FIR, CIC, DDS, FFT
Published: 3/2025
Created by: Aleksei Rostov
MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz, 2 Ch
Level: Beginner | Genre: eLearning | Language: English | Duration: 10 Lectures ( 2h 17m ) | Size: 1.91 GB

Practical FPGA DSP with Xilinx IP cores (FIR, CIC, DDS, FFT): from simulation to real-time deployment on Zynq 7000
What you'll learn
How to Simulate Xilinx DSP IP cores (FIR, CIC, DDS compiler and FFT) in Vivado with Verilog testbenches & Python analysis
How to Integrate IP cores into FPGA designs on development board
How to Develop standalone embedded C application to interface with DSP IP cores
How to Automate Vivado & Vitis workflow with TCL and Python scripts
Requirements
Vivado 2024.2
Vitis 2024.2
Python >= 3.0
Powershell
Any development board with Zynq 7000 SoC (Arty z7-20 as example)
Description
Whether you're a beginner or an engineer looking to level up your FPGA skills, this course will guide you step by step through the entire workflow-from simulation to real-world deployment on the Arty Z7-20 development board.This hands-on course covers four essential Xilinx DSP IP cores: FIR Compiler, CIC Compiler, DDS Compiler, and Fast Fourier Transform (FFT). You'll learn how to configure and simulate each core using Vivado 2024.2, generate Verilog testbenches, and analyze the outputs using Python.We'll explore multiple configurations for each IP core:FIR Compiler as a bandpass filter, Hilbert transformer, interpolator, and decimatorCIC Compiler as both an interpolator and decimatorDDS Compiler in two configurations: with phase generator (internally generated phase increment) and without phase generator (streaming external phase input)FFT IP Core for both forward and inverse (backward) transformsNext, we take everything to the hardware. You'll integrate these cores into practical FPGA designs and deploy them on a Zynq-7000 SoC. We'll develop bare-metal C applications in Vitis to manage data transfer between the processing system (PS) and programmable logic (PL) using AXI DMA.You'll also learn how to automate your development workflow with TCL scripts for Vivado and Vitis, and how to debug FPGA designs using System ILA.By the end of this course, you'll have a comprehensive, hands-on understanding of DSP design with Xilinx IP cores-both in simulation and on real hardware.This course is ideal for FPGA beginners, digital designers, embedded engineers, and anyone working with signal processing systems on Xilinx platforms.
Who this course is for
Beginner
Intermediate
Homepage:

Ukryta Zawartość

Treść widoczna tylko dla użytkowników forum DarkSiders. Zaloguj się lub załóż darmowe konto na forum aby uzyskać dostęp bez limitów.

Ukryta Zawartość

Treść widoczna tylko dla użytkowników forum DarkSiders. Zaloguj się lub załóż darmowe konto na forum aby uzyskać dostęp bez limitów.

No Password - Links are Interchangeable