Skocz do zawartości

Aktywacja nowych użytkowników
Zakazane produkcje

  • advertisement_alt
  • advertisement_alt
  • advertisement_alt

Znajdź zawartość

Wyświetlanie wyników dla tagów 'vhdl' .



Więcej opcji wyszukiwania

  • Wyszukaj za pomocą tagów

    Wpisz tagi, oddzielając je przecinkami.
  • Wyszukaj przy użyciu nazwy użytkownika

Typ zawartości


Forum

  • DarkSiders
    • Regulamin
    • Dołącz do Ekipy forum jako
    • Ogłoszenia
    • Propozycje i pytania
    • Help
    • Poradniki / Tutoriale
    • Wszystko o nas
  • Poszukiwania / prośby
    • Generowanie linków
    • Szukam
  • DSTeam no Limits (serwery bez limitów!)
  • Download
    • Kolekcje
    • Filmy
    • Muzyka
    • Gry
    • Programy
    • Ebooki
    • GSM
    • Erotyka
    • Inne
  • Hydepark
  • Archiwum
  • UPandDOWN-Lader Tematy

Szukaj wyników w...

Znajdź wyniki, które zawierają...


Data utworzenia

  • Od tej daty

    Do tej daty


Ostatnia aktualizacja

  • Od tej daty

    Do tej daty


Filtruj po ilości...

Dołączył

  • Od tej daty

    Do tej daty


Grupa podstawowa


AIM


MSN


Website URL


ICQ


Yahoo


Jabber


Skype


AIM


MSN


Website URL


ICQ


Yahoo


Jabber


Skype


Gadu Gadu


Skąd


Interests


Interests


Polecający

Znaleziono 2 wyniki

  1. Learn VHDL, ISE and FPGA by Designing a basic Home Alarm English | aac, 44100 Hz, 2 Ch, s16, 94 kb/s | h264, yuv420p, 1280x720, 909 kb/s, 29.38 fps® | 6 hours | 2.0 Gb Genre: eLearning This course was designed to equip you with the knowledge and skill that will get you up to speed with FPGA Design in VHDL. You will be expected to have some basic knowledge on digital electronics such as the meaning of Flip Flops, Gates and Finite State Machine, and also some basics of programming language would help in the course. Although the design flow will be dealt with in almost its entirety, the course starts from the basics and take you up to an intermediate level, where you will be able to take a design from a concept through the different stages of design until seeing the design work on a board The course is structured in four parts, starting with a simplistic view at how FPGA's work and the resources that are available on a typical FPGA. The tool FPGA Editor will be used. Then an overview of ISE Flow will be presented in part 2, along with demos on how the tool is downloaded, installed and used. The third part of the course will explain and demonstrate how the most useful VHDL syntaxes are written, and at each step, the Technology Schematic is viewed to understand how VHDL codes are synthesized into logic. The last part is about designing a Home Alarm System from the concept and State Diagram. A step-by-step approach is used to show all the stages of the flow, including writing of the codes, Synthesize, add constraints, run Implementation, Timing Analysis, Behavioural Simulation and Post implementation Simulation and Configuration of the FPGA and PROM on a Basys 2 board The course consists of 6 hours of videos, spread over 50 lectures, and provide demos to show how the tool is used effectively DOWNLOAD http://rapidgator.net/file/58a0aba2d0984dad18734e2f4b85e285/6Designing.part1.rar.html http://rapidgator.net/file/1e8caad23497842ee90005d2b1d20aff/6Designing.part2.rar.html http://rapidgator.net/file/a34f2c26b085439486138459813dd677/6Designing.part3.rar.html http://rapidgator.net/file/cdd7b37fd0b485595105aa89422927e4/6Designing.part4.rar.html http://rapidgator.net/file/b723c9e6bca7ffca1bf3f99b41f306fa/6Designing.part5.rar.html http://uploaded.net/file/rw6szpqg/6Designing.part1.rar http://uploaded.net/file/ktebz2bn/6Designing.part2.rar http://uploaded.net/file/aj294d83/6Designing.part3.rar http://uploaded.net/file/9aq8gqnj/6Designing.part4.rar http://uploaded.net/file/5gsvxm4d/6Designing.part5.rar http://www.hitfile.net/6hWE/6Designing.part1.rar.html http://www.hitfile.net/6hUW/6Designing.part2.rar.html http://www.hitfile.net/6hW0/6Designing.part3.rar.html http://www.hitfile.net/6hWU/6Designing.part4.rar.html http://www.hitfile.net/6hTC/6Designing.part5.rar.html http://www.uploadable.ch/file/awpwP2S3daKy/6Designing.part1.rar http://www.uploadable.ch/file/D3eQRANHmxFh/6Designing.part2.rar http://www.uploadable.ch/file/VKBYjTuXt9nz/6Designing.part3.rar http://www.uploadable.ch/file/2EGE3smyEYuj/6Designing.part4.rar http://www.uploadable.ch/file/fzSUG24rCHB5/6Designing.part5.rar
  2. Udemy - VHDL and FPGA Development for Beginners and Intermediates English | 2.5| AVC (.MP4) 1280x720 30fps | AAC 44.1KHz 2ch | 544 Mb Genre: eLearning Learn how to create a VHDL design that can be simulated and implemented on an FPGA development board. VHDL and FPGA Development for Beginners and Intermediates is a course that is designed to teach students how to create and successfully simulate their VHDL design. We will also be implementing these designs on a Xilinx BASYS 2 FPGA development board so that the students can see their designs actually running. This course starts from beginning to end in teaching the user how to turn their digital logic design into VHDL designs that can be simulated in ModelSim or ISim and then implemented on an FPGA development board. This course also covers how to use Altera's tools so students are not limited to Xilinx development boards. Course Structure: This course contains over 20 lectures that will teach students the syntax and structure of VHDL. The student will be able to understand the syntax and use of specific VHDL keywords by taking this course. There are lectures included in each lab to give a background on the digital logic circuit the student will be implementing. This course contains 6 labs that are designed so that the student will learn how to develop VHDL code. For each lab I will give the student a set of VHDL files that they will have to modify or change in order to get the project to simulate correctly in ModelSim and so they can implement the design on their FPGA board. These labs are design to help the students learn VHDL by actually coding it themselves. DOWNLOAD http://rapidgator.net/file/2bd019b10de0656050092ada1b7572a9/VHDL.part1.rar.html http://rapidgator.net/file/493c13fc0c2cfaaf7ce1da54f157cc0a/VHDL.part2.rar.html http://rapidgator.net/file/abeddc6fb7fe8c5e2686690973b353b4/VHDL.part3.rar.html http://rapidgator.net/file/fe660756fc0593831b915de2d8359b90/VHDL.part4.rar.html http://rapidgator.net/file/baf71aa27249d969a207f1e323111c55/VHDL.part5.rar.html http://rapidgator.net/file/18c26b5d95a6db245b4c8b8046727bf0/VHDL.part6.rar.html http://uploaded.net/file/jn5etr3k/VHDL.part1.rar http://uploaded.net/file/zppim033/VHDL.part2.rar http://uploaded.net/file/6fdndxo2/VHDL.part3.rar http://uploaded.net/file/nh55h5hx/VHDL.part4.rar http://uploaded.net/file/udgakMb0/VHDL.part5.rar http://uploaded.net/file/z001obek/VHDL.part6.rar http://www.uploadable.ch/file/wuVd2SQ89afX/VHDL.part1.rar http://www.uploadable.ch/file/zmEYxqeRkjFg/VHDL.part2.rar http://www.uploadable.ch/file/V2UgVFgDRzFz/VHDL.part3.rar http://www.uploadable.ch/file/JtRvbgGcwGrX/VHDL.part4.rar http://www.uploadable.ch/file/vTHyJR5mqkAZ/VHDL.part5.rar http://www.uploadable.ch/file/uyjNrwVkFCrT/VHDL.part6.rar http://www.hitfile.net/1Xfw/VHDL.part1.rar.html http://www.hitfile.net/1Y1b/VHDL.part2.rar.html http://www.hitfile.net/1XVM/VHDL.part3.rar.html http://www.hitfile.net/1XYe/VHDL.part4.rar.html http://www.hitfile.net/1Y0k/VHDL.part5.rar.html http://www.hitfile.net/1XPy/VHDL.part6.rar.html
×
×
  • Dodaj nową pozycję...

Powiadomienie o plikach cookie

Korzystając z tej witryny, wyrażasz zgodę na nasze Warunki użytkowania.